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Background
Communicating and embedded real-time systems remain among the most challenging class of systems to develop correctly. The challenge arises in part from the inherent complexity in these systems, but in particular from the lack of adequate methods and tools to deal with this complexity. This applies to most development activities, including specification, design, and implementation.
Testing consists of executing a program or a physical system with the goal of finding errors. It is not unusual to spend more than a third of the total development time on testing in industrial projects, and it therefore constitutes a significant portion of the cost and the time to market of the product. Because testing is the most dominant validation activity used by industry today, there is an urgent need for improving its effectiveness, both with respect to the time and resources used for test generation and execution, and also the obtained coverage.
A potential improvement that is being examined by researchers is to make testing a formal method, and to provide tools that automate test case generation and execution. This approach has experienced some level of success: formal specification and automatic test generation are being applied in practice [10, 30, 33, 37] , and academic as well as commercial test generations tools are emerging for specification languages like SDL (Specification and Design Language) [11, 25, 29, 38] , CSP (Communicating Sequential Processes) [34] , Lotos, and Promela [21] .
However, current tools do not address real-time systems, or only provide a limited support of testing the timing aspects. They often abstract away the actual time at which events are supplied or expected, or do not select these time instances thoroughly and systematically.
A large varitey of testing types and techniques exist, and they may be classified by the visibility of the implementation (black box or white box), the granularity of the implementation (function, component, system level), and by the correctness aspect being examined (robustness, reliability, performance, or behavior). This paper contributes new techniques that will enable automatic generation of black box test cases that check the external timing behavior of real-time systems or components.
Model-based systems development
Testing is often perceived as an experimental and ad hoc approach to validating the correctness of a system, and it is also contrasted to verification which aims at formally proving system correctness. One kind of verification technology is model checking where a (fully) automatic tool examines whether the states of a behavioral description of a system satisfy a given property. Another approach is theorem proving where a proof assistant tool helps the system developer to prove that the system has a given property.
In our view, testing and verification are complementary techniques solving different problems. Therefore, both should be used. The relation between different validation techniques and the (simplified) phases of software development is shown in Fig. 1 . Based on this observation we envision a development methodology where formal verification and testing are integral and complementary activities, both being centered around the use of formal and machine readable models.
The system analysts capture the informal requirements by interviewing customers, users, and domain experts about the requirements and expectations they have to the system. The requirements can then be formulated as logical properties or propositions. Completeness and soundness with respect to the informal requirements are achieved by reviews, inspections, and walk-throughs. Formal consistency check can be applied to the logical properties.
The analysis and design activities result in an abstract model or design of the system to be implemented: its components, the behavior of these components, and their interaction. The central or critical parts of the model can be specified in detail using a formal behavioral description language such as state machines or process algebra. The modelling and specification effort is by itself valuable because it gives very precise insight into the detailed operation of the system, but even more importantly, model checking can be used to ensure that this formal model satisfies the desired properties. Consistency check of the requirements, modeling, and model checking of the design are important activities, because they contribute to fault detection at the early development phases where correction can be made at much less costs than at the later phases. Given a detailed model, the programmers implement the system using a particular programming language, compiler, and operating system. Automatic code generation from the formal model can also be used in special cases. However, with the current state of the art, system construction is largely an informal step carried out by humans. Errors may also be present in software components purchased from a third party, or in previously developed components used in the new product (and thereby in a different environment). Further, the target system may be faulty due to errors in the hardware or operating system, or in the middleware. Therefore, the final physical system may be faulty even if its design is correct. It should also be mentioned here that many public safety boards require extensive testing of safety critical systems. It is insufficient, although important, to show that the design is correct: it must be demonstrated that the actual physical system is safe. However, the (verified) design or specification can now be used as a basis for (automatically) generating test cases.
The fundamental goal of testing, which cannot be done by model checking, is to check whether an actual running physical system of which we have no or incomplete knowledge conforms to a specification. A test case describes an experiment consisting of a sequence (or tree) of communications and associated verdicts to be executed on the implementation under test. The execution of a test results in a pass, fail, or an inconclusive verdict.
Using formal models for testing
This section explains how a formal specficiation can be interpreted for test generation. Consider the timed automata specification of a mouse double-click detector in Fig. 2 . A timed automaton is a finite state machine extended with continous clock variables, enabling conditions on edges, and clock resets, see [7] .
In the initial state the automaton occupies location s 1 , and clock x is zero. The value of clock x increases autonomously as time passes. When the user presses the mouse button (click), the automaton moves to location s 2 and simoultaneously resets clock x to zero. If the user clicks again before the clock x reaches a value of 2 time units, the automaton moves to location s 3 , and then signals the detection of a double-click ( doubleClick) after which it moves back to the initial location. If no click is made before 2 time units has elapsed after the first click, the automaton silently moves back to the initial state.
From this specification it is easy to suggest a collection of potential test cases that can be used to check the correctness of a given mouse double-click detector implementation. Some examples are shown in Fig. 2 Observe that an infinite number of test cases can be generated from this specification. There is an infinite number of delays to choose from between each observable event, and the loops of the specification can be un- Fig. 3 . Automated testing folded arbitrarily many times. Good test selection strategies therefore become imperative.
Because test generation is based explicitly on a formal model, the generated tests will only be as good as the model. It is therefore important that the model itself has been checked by means of, for example, inspection, simulation or model checking.
Automated testing
An overview of the setup for automated testing is depicted in Fig. 3 . Typically, a test generation tool inputs a specification formed by some kind of finite state machine description of the behavior that is required, desired, and forbidden by the implementation. A formalized implementation relation describes exactly what it means for an implementation to be correct with respect to a specification. The test generation tool interprets the specification or transforms it to a data structure appropriate for test generation, and then computes a set of test sequences. The test generator must select a subset of tests for execution only, because exhaustive testing is generally infeasible. Test selection can be based on manually stated test purposes, a fault model, or on a coverage criterion of the specification or implementation (like statement or branch coverage known from sequential program testing).
The generated test cases are usually abstract and given at the same level of abstraction as the specification. To become executable, the test cases must be interpreted by a test execution tool. The translation of abstract events into concrete events involves completing parameter lists, and encoding of these to bit strings that can be fed to the implementation under test. The execution tool communicates the concrete events to and from the implementation using the programming interface that is available in the test execution environment. Further, it manages timers, monitors the implementation under test, maintains log files, controls the overall progress of test execution, and assigns verdicts to the test execution.
Sometimes, test suites are not generated explicitly and stored in files, but are rather generated event by event as it is being executed. This approach is known as on-the-fly test generation and execution.
Testing real-time systems
To test real-time systems, the specification language must be extended with constructs for expressing real-time constraints, the implementation relation must be generalized to consider the temporal dimension, and the data structures and algorithms used to generate tests must be revised to operate on a potentially infinite set of states. Further, the test selection problem is worsened because a huge number of time instances are relevant to test. It is therefore necessary to make good decisions of when to deliver an input to the system, and when to expect an output. The time dimension must be tested thoroughly and systematically because real-time systems are often safety critical. Automated test generation for real-time systems is a fairly new research area, and only few proposals exist that deal with these problems. This paper presents a new technique for automatic generation of timed tests from a restricted class of dense timed automata specifications. We permit both nondeterministic specifications and (black-box) implementations. Our implementation relation is therefore based on Hennessy's classical testing theory [31] for concurrent systems, which we have extended to take time into account.
We believe that it is important to allow non-deterministic specifications and implementations. Implementations of real-time systems are usually (indeterminate) concurrent systems, and consequently, the tester cannot in general control or know the order in which events are processed by the implementation. Further, the tester may not always be able to control every parameter of the operating environment of the implementation, such as the temperature, and must be prepared to accept the output delivered. Non-determinism is often used in specifications to abstract over internal decisions in the implementation which may not be known, or is too complicated for formal modelling. Specifically for real-time systems, the response times of the implementation may vary, and the tester must be prepared for the output in a bounded interval, rather than at specific timepoints.
We propose to select test cases by partitioning the state space into coarse grained equivalence classes that in a systematic way preserve essential timing and deadlock information, and select a few tests for each class. This approach is inspired by sequential black-box testing techniques frequently referred to as domain-or partition testing [4] , by regarding the clocks of a timed specification as (oddly behaving) input parameters.
We present an algorithm and data structure for systematically generating timed Hennessy tests. The algorithm ensures that the specification will be covered such that the relevant Hennessy tests for each reachable equivalence class will be generated. To compute and cover the reachable equivalence classes, and to compute the timed test sequences, we employ efficient symbolic reachability techniques based on constraint solving that have recently been developed for model checking of timed automata [6, 9, 22, 27, 41 ].
Contributions
In summary, the contributions of the paper are:
-We propose a coarse equivalence class partitioning of the state space and use this for automatic test selection. -Other work on test generation for real-time systems allows deterministic specifications only, and use trace inclusion as implementation relation. We permit both non-deterministic specifications and (black-box) implementations, and use an implementation relation based on Hennessys testing theory that takes deadlocks into account. -Application of the recently developed symbolic reachability techniques has to our knowledge not previously been applied to test generation. -Our techniques are implemented in a prototype test generation tool, RTCAT. -We apply our technique to a realistic case study, the Philips Audio Protocol, and evaluate the generated tests qualitatively as well as quantitatively. -We provide experimental data about the efficiency of our technique. Application of RTCAT to one small and one larger case study results in encouragingly small test suites.
The remainder of the paper is organized as follows. Section 2 summarizes the related work. Section 3 introduces Hennessy tests, the specification language, the symbolic reachability methods, and test selection strategy. Section 4 presents the test generation algorithm, and Sect. 5 presents the facilities of our tool. Section 6 describes the case study, whereas Sect. 7 contains our experimental results. Finally, Sect. 8 concludes the paper and suggests future work.
Related work
Springintveld et al. proved in [39] that exhaustive testing with respect to trace equivalence of deterministic timed automata with a dense time interpretation is theoretically possible, but highly infeasible in practice. Exhaustive here means that every incorrect implementation would be rejected by some test case. Another result generating checking sequences for a discretized deterministic timed automaton is presented by En-Nouaary et al. in [23] . Although the required discretization step size (1/(|X| + 2), where |X| is the number of clocks) in [23] is more reasonable than [39] , it still appears to be too small for most practical applications because too many tests are generated. The technique in [23] produces 30 test cases given a simple specification timed automaton modelling an onoff switch and consisting of two locations, two edges and a maximum clock constant of one.
Both of these techniques are based on computing checking sequences from the so called region graph technique due to Alur and Dill [1] . Clock regions are very fine-grained equivalence classes of clock valuations. We argue that coarser partitions are needed in practice. Further, our equivalence class partitioning as well as the used symbolic techniques are much less sensitive to the clock constants and the number of clocks appearing in the specification compared to the region construct.
Cardell-Oliver and Glover showed in [15] how to derive checking sequence from a discrete time, deterministic, timed transition system model. Their approach is implemented in a tool that is applied to a series of small cases. Their result indicates that the approach is feasible, at least for small systems, but problems arise if the implementation has more states than the specification. No test selection with respect to the time dimension is performed, i.e., an action is taken at all the time instances it is enabled. This work has recently been carried to a restricted timed automata model [14] in which a discretization step of 1 suffices. Observe that this cannot ensure that equivalence classes as proposed in this paper can be covered by a test. Moreover, it does not present an effective solution to the test selection problem, and the complexity remains highly dependent on the clock constants that appear in the specification.
Clarke and Lee [17, 18] also propose domain testing for real-time systems. Although their primary goal of using testing as a means of approximating verification to reduce the state explosion problem is different from ours, their generated tests could potentially be applied to physical systems as well. Their technique appears to produce much fewer tests than region-based generation. The time requirements are specified as directed acyclic graphs called constraint graphs. Compared to timed automata this specification language appear very restricted, e.g., because their constraint graphs must be acyclic this only permits specification of finite behaviors. Their domains are "nice" linear intervals that are directly available in the constraint graph. In our work they are (convex) polyhedra of a dimension equal to the number of clocks.
Braberman et al. [12] describe an approach where a structured analysis/structured design real-time model is represented as a timed Petri net. Analysis methods for timed Petri nets based on constraint solving can be used to generate a symbolic timed reachability tree up to a predefined time bound. From this, specific timed test sequences can be chosen. This work shares with ours the generation of tests from a symbolic representation of the state space. We guarantee coverage according to a welldefined criterion without reference to a predefined or explicitly given upper time bound. The paper also proposes other selection criteria, mostly based on the type and order of the events in the trace. However, they are concerned with generating traces only, and not on deadlock properties as we are. The paper describes no specific data structures or algorithms for constraint solving, and states no results regarding their efficiency. Their approach does not appear to be implemented.
Castanet et al. presents in [16] an approach where timed test traces can be generated from timed automata specifications. Test selection must be done manually by the enginerers by specifying a test purposes for each test in the form of deterministic acyclic timed automata. Such explicit test selection reduces the state explosion problem during test generation, but leaves a significant burden on the engineer. Further, the test sequences appear to be synthesized from paths available directly in an intermediate timed automaton formed by a synchronous product of the specification and the test purpose, and not from a (symbolic) interpretation thereof. This approach therefore risks generating tests that need not be passed by the implementation, or not finding a test satisfying the test purpose when one in fact exists.
Finally, test generation from a discrete time temporal logic is investigated by [30] .
Preliminaries

Hennessy tests
In Hennessy's testing theory [31] specifications S are defined as finite state labelled transition systems over a given finite set of actions Act. In addition, it assumes that implementations I (and specifications) can be observed by finite tests T via a sequence of synchronous CCS-like communications. The implementation under test is composed in parallel (using a CCS-like parallel composition operator ) with a process modelling the tester, and consequently, the execution of a test consists of a finite sequence of communications forming a so-called computation -denoted by Comp(T I) (or Comp(T S)). A test execution is assigned a verdict (pass, fail or inconclusive), and a computation is successful if it terminates after an observation having the verdict pass.
Hennessy tests have the following abstract syntax L tlts : (1) after σ must A, (2) can σ, and (3) after σ must ∅, where σ ∈ Act * and A ⊆ Act. Informally, (1) is successful if at least one of the observations in A (called a must set) can be observed whenever the trace σ is observed, (2) is successful if σ is a prefix of the observed system, and (3) is successful if this is not the case (i.e., σ is not a prefix).
The basic idea in Hennessy's testing theory is to compare systems based on the tests they pass: two systems are regarded as equivalent if no experimenter can distinguish them by executing tests. Hennessy's testing equivalence thus requires that the specification and implementation exactly passes the same tests. Similarly, the testing preorder requires that the implementation passes at least the same tests as the specification.
Because some computations of a test may yield success and some may not, there are two possible definitions of passing a test. One is that an implementation passes a test if the possible executions may report success, i.e., at least one of the possible computations is required to report success. The other choice is that an implementation passes a test if the possible executions must report success, i.e., all computations are required to report success.
The must (may) preorder requires that every test that must (may) be passed by the specification must (may) also be passed by the implementation. In nondeterministic systems these notions do not coincide. The testing preorder defined formally in Definition 1 requires satisfaction on both the must and may preorders. Definition 1. The testing preorder te :
∀ T ∈ L tlts . S may T implies I may T 5. S te I iff S must I and S may I A further relation called conf proposed by Brinksma [13] is commonly used in the field of protocol conformance testing. It is similar to the must preorder except that it only considers must tests with traces in the specification, i.e., tests of the form after σ must A with σ ∈ Tr (S).
The examples in Fig. 4 compare the merits of the different implementation relations, and illustrate that the importance of making the right choice of relations.
First compare the vending machine specifications S 1 and S 2 . The specification S 1 requires that an implementation after accepting a coin enables the environment to choose between tea and coffee. S 2 would be a faulty implementation using either the conformance or the must preorder, because it chooses internally whether to enable tea or coffee. S 1 and S 2 are distinguishable by the test after coin must {cof } that S 1 always passes, but S 2 does not. However, S 1 and S 2 are indistinguishable by the may preorder.
S 2 can be interpreted as a specification that allows the implementor to choose between implementing a coffee or a tea machine (or both). S 3 is a legal implementation of S 2 according to the must and conformance preorder, but not according to the may preorder: S 2 may coin · cof passed by S 2 but never by S 3 . The may preorder ensures that every behavior that can be exhibited by the specification can also be exhibited by the implementation, i.e., it checks the robustness or liveness aspects of the implementation. S 4 is a deterministic alternative that does not have the same problem as S 2 . However, it is able to sell vodka in addition to tea and coffee. If the goal is to ensure that we can buy coffee or tea, thus using the conformance relation, we can safely accept S 4 as an implementation, i.e., S 4 conf S 1 . However, such extended functionality may be catastrophic e.g., selling alcoholic drinks to minors, or splashing coffee on the floor when no coins and cups have been inserted. The must preorder does not permit such added behavior, as demonstrated by the test after coin · vodka must ∅ that S 1 passes, but not S 4 .
A must test after σ must A can be generated from a specification by 1) finding a trace σ in the specification, 2) computing the states that are reachable after that trace, and 3) computing a set of actions A that must be accepted in these states. To facilitate and ease systematic generation of all relevant tests, the specification can be converted to a success graph (or acceptance graph [19] ) data structure. A success graph is a deterministic state machine trace equivalent to the specification, and whose nodes are labeled with the must sets holding in that node, the set of actions that are possible, and the actions that must be refused.
We propose a simple timed generalization of Hennessy's tests. In a timed test after σ must A (or after σ must ∅), σ becomes a timed trace (a sequence of alternating actions and time delays), after which an action in A must be accepted immediately. Similarly, a test can σ (after σ must ∅) becomes a timed trace satisfied if σ is (is not) a prefix trace of the observed system. A test will be modelled by an executable timed automaton whose locations are labelled with pass, fail, or inconclusive verdicts.
Event recording automata
Two of the surprising undecidability results from the theoretical work on timed languages described by timed automata are that: 1) a non-deterministic timed automaton cannot in general be converted into a deterministic (trace) equivalent timed automaton; and 2) trace (language) inclusion between two non-deterministic timed automata is undecidable [2] . Thus, unlike the untimed case, deterministic and non-deterministic timed automata are not equally expressive. In addition, internal actions increase the expressiveness of timed automata, and specifically it has been shown that internal actions with clock resets on cycles cannot be removed [40] . The Event Recording Automata model (ERA) was proposed by Alur, Fix, and Henzinger in [2] as a simple, clean subclass of timed automata that is determinizable and has language inclusion as a decidable property.
Definition 2. Event recording automaton:
1. Let X be set of real-valued clocks. The clock constraints (guards) G(X) are generated by the syntax g ::= γ | g ∧ g where γ is a constraint of the form x 1 ∼ c or x 1 − x 2 ∼ c with ∼∈ {≤, <, =, >, ≥}, c a nonnegative integer constant, and x 1 , x 2 ∈ X. 2. An ERA M is a tuple Act, N, l 0 , E where Act is the set of actions, N is a (finite) set of locations, l 0 ∈ N is the initial location, and E ⊆ N × G(X) × Act × N is the set of edges. X = {x a | a ∈ Act} is the set of real-valued clocks. We use the term location to denote a node in the automaton, and reserve the term state to denote the semantic state of the automaton also including clock values. We write l
Like a timed automaton, an ERA has a set of clocks that can be used in guards on actions, and that can be reset when an action is taken. In ERAs, however, each action a is uniquely associated with a clock x a , called the event clock of a. Whenever an action a is executed, the event clock x a is automatically reset. No further clock assignments are permitted. The event clock x a thus records the amount of time passed since the last occurrence of a. In addition, no internal τ actions are permitted. These restrictions are sufficient to ensure determinizability [2] . We shall finally also assume that all observable actions are urgent meaning that synchronization between the environment and automaton takes place immediately when the parties have enabled a pair of complementary actions. With non-urgent observable actions this synchronization delay would be unbounded, and it could not be specified that an action is required before a given time bound. Figure 5 shows an example of a small ERA. It models a coffee vending machine built for impatient users such as busy researchers. When the user has inserted a coin 
s4 s4 s4 s4 s4 s4 s4 s4 s4 s4 s4 s4 s4 s4 s4 s4 s4 s3 s3 s3 s3 s3 s3 s3 s3 s3 s3 s3 s3 s3 s3 s3 s3 s3 s2 s2 s2 s2 s2 s2 s2 s2 s2 s2 s2 s2 s2 s2 s2 s2 s2 s1 s1 s1 s1 s1 s1 s1 s1 s1 s1 s1 s1 s1 s1 s1 s1 s1 s5 s5 s5 s5 s5 s5 s5 s5 s5 s5 s5 s5 s5 s5 s5 s5 s5 s6 s6 s6 s6 s6 s6 s6 s6 s6 s6 s6 s6 s6 s6 s6 s6 s6 (coin), he must press the give button (give) to indicate how eager he is to get a drink. If he is very eager, he presses give soon after inserting the coin, and the vending machine outputs thin coffee (thinCof); apparently, there is insufficient time to brew good coffee. If he waits more than four time units, he is certain to get good coffee (cof). If he presses give after exactly four time units, the outcome is non-deterministic.
In a deterministic timed automata, the choice of the next edge to be taken is uniquely determined by the automaton's current location, the input action, and the time the input event is offered. The determinization procedure for ERAs is given by [2] , and is conceptually a simple extension of the usual subset construction used in the untimed case, only now the guards must be taken into account. Figure 6 illustrates the technique. Observe how the guards of the give edges from {s2} become mutually ex- 
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Symbolic representation
Timed automata with a dense time interpretation cannot be analyzed by finite state techniques, but must rather be analyzed symbolically. Efficient symbolic reachability techniques have been developed for model checking of timed automata [6, 9, 22, 27, 41] . Specifically, we shall employ similar techniques as those developed for the UppAal tool [6, 27, 41] . The state of a timed automaton can be represented by the pair l ,ū , wherel is the automaton's current location (vector), and whereū is the vector of its current clock values. A zone z is a conjunction of clock constraints of the form x 1 ∼ c or x 1 − x 2 ∼ c with ∼∈ {≤, <, =, >, ≥}, or equivalently, the solution set to these constraints. Viewed graphically, the solution set of a zone forms a convex polyhedron of a number of dimensions corresponding to the number of clocks. A symbolic state [l, z] represents a (infinite) set of states: { l ,ū |ū ∈ z}, see the example in Fig. 7 .
Zones can be represented and manipulated efficiently by the difference bound matrix (DBM) data structure [5] . DBMs were first applied to represent clock differences by Dill in [22] . A DBM represents clock difference constraints of the form x i − x j ≺ c ij by a (n + 1) × (n + 1) matrix where n is the number of clocks, and ≺∈ {≤, <}.
An efficient set of operations on zones allows the following to be computed: -The symbolic state that results by taking an edge from a given source symbolic state can be computed. -The reachable state space can be computed. Forward reachability analysis starts in the initial state (l 0 ,0), and computes the symbolic states that can be reached by executing an action from an existing one, or by letting time pass. When a new symbolic state is included in one previously visited, no further exploration of the new state needs to take place. Forward reachability thus terminates when no new states can be reached. -Given a symbolic path to a symbolic state, a concrete timed trace leading to it (or subset thereof) can be computed by back propagating its constraints along the symbolic path used to reach it, and by choosing specific time points along this trace.
To ensure soundness (in the sence that failing a test implies that the implemenation is incorrect) of the produced tests, symbolic reachability analysis is needed to select only states for testing that are reachable, and to compute only timed traces that are actually part of the specification.
Timed trace computation
When a desired target symbolic state is reached, it can be concluded that all concrete states in the symbolic target states are reachable. However, it is not ensured that all states along the path of symbolic states used to reach it, necessarily will end in a state in the target symbolic state, but only that some of the states traversed underway will end up in the target state. Therefore, when a trace leading to the desired target is to be computed, the trace must only pass through the states that can reach the desired target. It is relatively straight forward to compute the preconditions for the required subsets by back-propagating the zone constraints of the target states back along the path used to reach it. Back propagation results in a strengthened symbolic trace representing a (possibly infinite) set of concrete traces leading to the target.
From this set the tester can choose a specific trace by controlling when actions are offered and observed, i.e., by choosing the specific delay to wait between actions. This process is started at the initial state. The possible delays that can be chosen are defined by the strengthened symbolic states. Let D be the set of possible delays before an action. There are three immediate strategies for choosing delays: 1. Choose the smallest delay d ∈ D. This checks the promptness of the implementation by executing the succeeding action at the earliest time possible in the current trajectory. 2. Choose the delay (possibly stochastically) to be in the interior of D. This checks the persistence of the implementation, i.e., that the succeeding action can be executed in the interior of its enabling interval. 3. Choose the delay to be the largest delay in D. This tests the patience of the system, i.e., that the succeeding action is also executable at the latest required enabled time.
Of the above strategies, it seems most important to check the promptness of the system as this checks for missed deadline errors, which are common in real-time systems. However, also the patience may be important, because this may detect errors where a timer times out prematurely.
Domain-based test selection
It is important to systematically select and generate a limited amount of tests, because exhaustive testing is generally infeasible. A test selection criterion (or coverage criterion) is a rule describing what behavior or requirements should be tested. Coverage is a metric of completeness with respect to a test selection criterion. In industrial projects it is highly desirable that there is such a well defined metric of the testing thoroughness, and that this can be measured.
As previously stated, our approach is inspired by sequential black-box testing techniques frequently referred to as domain-or partition testing [4] . We regard the clocks of a timed specification as (oddly behaving) input parameters.
To exemplify the analogy, consider the 'maxPositive' function specified below to return the maximum positive value of two arbitrary integers, x and y. If both arguments are less than zero the function is to return zero:
Obviously, this function cannot be tested with all possible pairs of integers as inputs. A systematic strategy for dealing with this problem is to partition the input variables into input domains, i.e., sets of inputs that the program is expected to treat "identically" (e.g., pass through the same program path), and choose only a few representatives from each domain. For the 'maxPositive' example, one might use four domains, one for each of the four cases in the specification. The resulting domains, tabulated in Table 1 , are described as inequations of x and y whose solution set is depicted in Fig. 8 . Test input data can be derived from the inequations that define each domain. Concluding correctness from testing with only a few representatives requires a uniformity hypothesis stating that if the implementation is correct for one input in the domains, it is correct for all. To support this hypothesis boundary value analysis is applied by selecting several extreme values in the For real-time systems we propose to partition the clock valuations into domains and ensure that each such domain is tested systematically. Similarly, the concept of extreme values carries over to the time domain to mean extreme clock valuations close to the borders of clock value domains. However, observe that clock values are not parameters that can be directly supplied to a function, but can only be controlled implicitly by stimulating the target system by a timed trace of events.
A test generation algorithm
Our equivalence class partitioning and coverage criterion are introduced intuitively in Sect. 4.1. The equivalence class partitioning is defined formally in Sect. 4.2. An algorithm for constructing the equivalence classes of a specification is provided in Sect. 4.3. The test generation algorithm is presented in Sect. 4.4.
Selection criterion
The implementation relation in Definition 1 specifies what test cases are necessary and what structure they must have: only those Hennessy tests passed by the specification are relevant and need to be generated and executed. However, even with this restriction exhaustive testing requires an infinite number of test cases, and no test case is in theory expendable. In practice there is only resources to execute a finite and very limited subset, and consequently, test selection must be employed to compute an executable subset.
We propose a selection criterion based on partitioning the state space of the specification into coarse equivalence classes, and requiring that the test suite for each class makes a set of required observations of the implementation when it is expected to be in a state in that class. These observations are used to increase the confidence that the equivalence classes are correctly implemented.
The partitioning and observations can be done in numerous ways, and some options are explored and formally defined in [32] .
Given the partitioning stated in the following, the stable edge set criterion implemented in RTCAT requires that all relevant simple deadlock observations of the form after must A (a must property), after a must ∅ (also called cannot a, a refusal property), and can a (a may property) are made at least once in each class. These properties are derived from the correctness criterion, the testing preorder.
Consider the (determinized) coffee vending machine from Fig. 6 . We propose to partition the clock valuations into domains, e.g., for location {s3, s4} we argue that there are three important cases: domain 1 where neither of the outgoing edges are enabled, domain 2 where the thinCof edge is enabled, but not the cof edge, and domain 3 where both are enabled, see Fig. 9 .
The idea behind this partitioning is that the specification remains stable with respect to the locations it might occupy (recall that it may be non-deterministic), and the edges that might be enabled; only the clock values are changing. The hypothesis is that a correct implementation is also stable because no new actions need to be enabled or disabled to match the behavior of the specification. In contrast, when its locations or enabled edges change, some internal action (e.g., a clock interrupt) must trigger the implementation causing it to change state, and hence, its behavior should be reexamined.
In general we propose an equivalence class for each subset of edges possibly enabled from each subset of locations. Each such class is decorated with the simple deadlock observations satisfied in that class, see Fig. 10 . A test case consists of a timed trace leading to a desired state in an equivalence class followed by one of the simple deadlock observations. Suppose the implementation erroneously allowed coffee to be produced immediately after a coin was entered and give was pushed after 4 time units. The specification would then occupy class [{s3, s4}, Xgive < 1] that satisfies the property X give X coin Fig. 9 . Visualization of the proposed clock valuation domains for the coffee vending machine location {s3, s4}
cannot cannot cof , see Fig. 10 . The coverage criterion guarantees that a test is generated that could detect this (particular) error.
In general there is a tradeoff between partition size, error detection capability, the strength of the required uniformity hypothesis, and the number of required test cases, and thus the cost of the test suite. The finer the partitioning, the higher cost of generating and executing the test suite. Our partitioning is based on the guards that actually occur in a specification, and is therefore much coarser than, for example, the region partitioning which is based on the guards that could possibly occur in an ERA (Definition 2).
A finer partitioning like covering the regions of a specification results in an increased timewise resolution of the test suite, i.e., the edges will be visited with many more (timed) test points, thus increasing the likelihood of detecting erroneously implemented guards, but it is important to note that it does not examine more actions or edges than ours, because our reachability analysis guarantees that every (reachable) action or edge will be covered by at least one test. Covering the region graph also appear to be extremely costly in terms of the number of required tests both in theory [39] and in practice [23] .
Our partitioning has the nice formal property that the states in the same equivalence class are also equivalent with respect the previously stated simple deadlock properties. This follows from the absence of τ actions, and the fact that only enabled edges, and not the precise clock values, affect the satisfaction of these properties. In contrast, different equivalence classes typically satisfy different simple deadlock properties. It is therefore natural to check that the implementation matches these properties for each equivalence class. Using an even coarser partitioning is therefore likely to leave out significant timing and deadlock behavior.
Our approach provides a heuristic that guarantees that a well-defined set of interesting scenarios in the specification has been automatically, completely, and systematically explored.
State partitioning
From each control location L (recall that a location in a determinized automaton is the set of locations of the original automaton that the automaton can possibly occupy after a given trace), the clock valuations are partitioned such that two clock valuations belong to the same equivalence class iff they enable precisely the same edges from L, i.e., the states are equivalent with respect to the enabled edges.
An equivalence class will be represented by a pair [L, p], where L is a set of location vectors, and p is the inequation describing the clock constraints that must hold for that class, i.e., [L, p] is the set of states { L,ū |ū ∈ p}. Further, to obtain equivalence classes that are contiguous convex polyhedra, and to reuse the existing efficient symbolic techniques, this constraint is rewritten to its disjunctive normal form. Each disjunct is treated as its own equivalence class. The partitioning from a given set of locations is defined formally in Definition 3.
Definition 3. State partitioning Ψ(L):
Let L be a set of location vectors, E(L) the set of edges starting in a location vector in L, E a set of edges, and Γ(E) = {g |l g,a −→l ∈ E}. Recall from Definition 2 that G(X) denotes the guards generated by the syntax g ::= γ | g ∧ g where γ is a basic clock constraint of the form
Let P be a constraint over clock inequations γ composed using any of the logical connectives ∧, ∨, or ¬. Let DNF(P ) denote a function that rewrites constraint P to its equivalent disjunctive normal form, i.e., such that i j γ ij = P . Each conjunct in the disjunctive form can be written as a guard g in G(X) by appropriately negating basic clock constraints where required. The disjunctive normal form can therefore be interpreted as a disjunction of guards such that i g i = i j γ ij . The set of guards g i whose disjunction equals the disjunctive normal form is denoted GDNF, i.e., GDNF(P E ) = {g i ∈ G(X) | i g i = Fig. 11 . Equivalence class graph for the coffee machine DNF(P E )}.
Ψ(L) = {P
E(L) }, where
The equivalence classes for the coffee vending machine is depicted in Fig. 11 . Each equivalence class [L, p] can now be decorated with the action sets M, C, R defined in Definition 4. Some examples are shown in Fig. 10 .
M contains the sets of actions necessary to generate the must tests, C the may tests, and R the refusal tests for that class. Specifically, if σ is a timed trace leading to class [L, p], and A ∈ M ([L, p]) then after σ must A is a test to be passed for that class. So is
The number of generated tests can be further reduced by removing tests that are logically passed by another test, i.e., the must sets can be reduced to
gives the set of minimal elements of M under subset inclusion), and the actions observed during the execution of a must test can be removed from the may tests, i.e.,
Equivalence class graph construction
We view the state space of the specification as a graph of equivalence classes. A node in this graph contains an equivalence class. An edge between two nodes is labeled with an observable action, and represents the possibility of executing an action in a state in the source node, waiting some amount of time, and thereby entering a state in the target node. The graph is constructed by starting from an existing node [L, p] (initially the equivalence classes of the initial location), and then for each enabled action a, by computing the set of locations L that can be entered by executing the a action from the equivalence class. Then the partitions p of location L can be computed according to Definition 3 (2) . Every [L , p ] is then an a successor of [L, p]. It should be noted that only equivalence classes whose constraints have solutions need to be represented. The equivalence class graph is defined inductively in Definition 5. This definition can easily be turned into an algorithm for constructing the equivalence class graph.
Definition 5. Equivalence class graph:
The nodes and edges are defined inductively as:
The construction algorithm implicitly determinizes the specification, but preserves the non-determinism of the original specification. The equivalence class graph preserves all timed traces of the specification, and furthermore preserves the required deadlock information for our timed Hennessy tests of the specification by the M , C, and R action sets stored in each node. The non-determinism found in the original specification is therefore maintained, but is represented differently, and in a way that is more convenient for test generation: a test is composed of a trace, a deadlock observation possible in the specification thereafter, and associated verdicts, and this information can be found simply by following a path in the equivalence class graph. All timed Hennessy tests that the specification passes can thus be generated from this graph. The explicit graph also makes it easy to ensure coverage according to the coverage criterion by marking the visited parts of the graph during test generation. However, note that we do not assume that all nondeterministic choices (and consequently branches of a test case) are revealed during test execution.
In addition, note that the determinization allows the equivalence classes to be computed (relatively) efficiently; there is no need to form every subset of edges in the entire specification, only of those edges from the same location in the determinized automaton. The equivalence class graph for the coffee machine is depicted in Fig. 11 .
Overall algorithm
The equivalence class graph preserves the necessary information for generating timed Hennessy tests. However, it also contains behavior and states not found in the specification, and using such behavior will result in irrelevant and unsound tests. An unsound test may produce the verdict fail even when the implementation conforms to the specification. According to the testing preorder only tests passed by the specification should be generated. To ensure soundness, only the traces and deadlock properties actually contained in the specification may be used in a generated test. To find these, we therefore interpret the specification symbolically, and generate the timed Hennessy tests from a representation of only the reachable states and behavior.
For instance, no test can be constructed that must be passed by the specification that checks the behavior of the coffee vending machine in state {s3, s4}, (X coin = 2, X give = 2) , because whenever the automaton occupies location {s3, s4}, clock X coin is at least 4. Similarly, it may be necessary to unfold loops in the equivalence class graph several time to ensure that all reachable classes are visited by a test. An example of this is provided in Sect. 6.1.
Moreover, the use of reachability analysis gives a termination criterion for the symbolic interpretation; when completed it guarantees that every reachable equivalence class is represented by some symbolic state. Thus, we are able to guarantee coverage by inspecting the reached symbolic states.
Algorithm 1 presents the main steps of our generation procedure.
Step 1 constructs the equivalence class graph as described in Sect. 4.2. The result of step 2 is a symbolic reachability graph. Nodes in this graph consist of symbolic states [L, z/p] where L is a set of location vectors, and where z is a constraint characterizing a set of reachable clock valuations also in p, i.e., z ⊆ p. An edge represents that the target state is reachable by executing an action from the source state and then waiting some amount of time.
The nodes in the reachability graph are decorated according to Definition 4 in step 3.
Step 4 initializes an empty set that contains the symbolic states from which tests have be generated so far. 
Step 5 contains the generation process itself. Note that the same partition may be traversed many times during forward reachability analysis. The coverage criterion only requires that tests are generated from one point of the partition. Algorithm 1 therefore only generates test for the first symbolic state that reaches a given partition, and uses the set Tested to ignore subsequent passes over the same partition. This ensures that all the may, must, and refusal properties are only generated once per partition, and thus reduces the number of produced test cases. Other strategies such as testing all reached symbolic states, or only testing certain designated locations deemed critical by the user, can easily be implemented.
If a particular point in the symbolic state is of interest, such as an extreme value, this must be computed (step 5a). When a point has been chosen, a trace leading to it from the initial state is computed (step 5b). Finally, in step 5c, a test case can be generated for each of the must, may, and refusal properties holding in that symbolic state, and can finally be output as a test automaton in whatever output format is desired.
It should be noted that the above algorithm generates individual timed Hennessy tests. In general, it is desirable to compose several of these properties into fewer tree structured tests. To facilitate test composition, the traversal and construction of test cases in step 5 should be done differently. A composition algorithm is implemented in RTCAT [32] . Furthermore, the graphs in steps 1 and 2 can be constructed stepwise on a need basis. This could result in a smaller graph and less memory use during its construction because not all equivalence classes may be reachable. Figure 12 shows some examples of generated test cases from the coffee machine specification in Fig. 5a . RTCAT has been configured to select test points in the interior of the equivalence classes. 
Tool facilities
We have implemented our approach and algorithms in a prototype tool called RTCAT. RTCAT inputs an ERA specification in AutoGraph format [35] . A specification may consist of several ERAs operating in parallel, and communicating via shared clocks and integer variables, but no internal synchronization is allowed as stated in Sect. 3.2.
Other features include:
Termination: by default, the entire equivalence class graph is constructed. Reachability graph construction terminates when no further equivalence classes can be reached. The result is generation of a complete covering test suite. We have also implemented a few pragmatic strategies for handling specifications whose reachability or equivalence class graphs are too large to be completely computed, stored, or tested. Construction of both graphs can also be terminated by specifying a maximum trace depth, using bit-state hashing, or both. Bit-state hashing [24] is a technique that limits the number of nodes in a graph, and is believed to result in a better (under) approximation of the state space than random exploration, which has a tendency of confining itself to small parts of the state space. Construction order: both breadth-first and depth-first construction of the equivalence class and reachability graphs are implemented. The tests for a given equivalence class are generated the first time it is reached during forward reachability analysis. Consequently, the traversal order may affect the number and length of tests generated. Test structure: tests can be constructed either as individual timed Hennessy tests (Algorithm 1) or as test trees which merge the individual tests when possible.
Trace generation: timed traces can be generated using prompt, interior, or patience selection as described in Sect. 3.4.
Extreme value selection is currently not supported, but can easily be implemented. The prototype operates in four distinct phases, i.e., the preceeding must be completed before a new is started: parsing and initialization, equivalence class graph construction, reachability graph construction, and, finally, timed trace computation and output of the test suite to a file in dot format [26] . RTCAT occupies about 22K lines of C++ code, and is based on code from a simulator for timed automata (part of an old version of the UppAal toolkit [28] ). Its AutoGraph file format parser was reused with some minor modifications to accommodate the ERA syntax. In addition, its DBM implementation was reused with some added operations for zone extrapolation and clock scaling.
6 A case study
Example 1
The ERA example in Fig. 13a demonstrates that computing test cases from a timed automata specification by hand is non-trivial, even for very small specifications. For example, to compute a test that visits the edge s −−−−−→ s 0 edge is not satisfiable. The tool generates the test automaton shown in Fig. 13b ; its locations are labeled with the visited location of the specification, and the test verdict (p=pass, f =fail) to be given if the test execution stops in that location. A total of 12 such tests is generated to cover the specification. It is thus easy to neglect an important scenario if tests are derived manually.
Example 2: Philips audio protocol
The Philips Audio Protocol is a dedicated protocol for exchanging control information between audio/visual consumer electronic units. Consequently, the protocol 
Xb>=7 Xb>=7 Xb>=7 Xb>=7 Xb>=7 Xb>=7 Xb>=7 Xb>=7 Xb>=7 Xb>=7 Xb>=7 Xb>=7 Xb>=7 Xb>=7 Xb>=7 Xb>=7 Xb>=7 s1 s1 s1 s1 s1 s1 s1 s1 s1 s1 s1 s1 s1 s1 s1 s1 s1 s0 s0 s0 s0 s0 s0 s0 s0 s0 s0 s0 s0 s0 s0 s0 s0 s0 Fig. 13 . Simple ERA example must be simple and cheap to implement. The data is Manchester encoded, and transmitted on a shared bus implemented as a single wire. There are two interesting aspects of this protocol. One is that a certain tolerance is permitted on the timing of events to compensate for drift of hardware clocks and CPU contention. Philips permits a ±5% tolerance on all the timing, while still being able to decode the transmitted signal correctly. The second aspect is that the collisions of messages on the bus must be detected. The protocol was first studied by Bosscher et al. in [8] . It was here proven formally that the signals can be correctly decoded if tolerances are less than 1 17 . The protocol has since been studied numerous times in the context of model checking.
The goal of generating tests for the protocol is to compute a test suite that can be used to determine if a given audio component implements the Manchester encoding and collision detection correctly, and within the allowed tolerances.
A station is equipped with a module for encoding and transmitting data on the bus, and a module for receiving and decoding the data. An overview of the protocol entities is shown in Fig. 14 . The sender obtains the bit stream to be transmitted via three actions: in0, in1, and empty, respectively, representing a zero-bit, a one-bit, and an end of message delimiter. The sender Manchester encodes these bits, and uses the actions up and dn to drive the bus voltage high and low, respectively.
The bus works as a logical or, so whenever a station drives the bus high, the bus will be high even if other stations previously has set it low. A sender can detect collision by checking that the bus is indeed low when it is itself sending a low. The isUp action is used for this purpose. If a collision is detected, the upper protocol layer is informed via the coll action.
The receiver informs the upper layer of the decoded bits via the out1, out0, and end actions. Philips uses rising edge triggering to decode the electrical signal. A rising edge is indicated to the receiver by the VUP action. To decode the signal using only rising edge triggering as required by Philips, messages must start with a logical one, and be odd in length.
Using Manchester encoding, illustrated in Fig. 15 , the time axis is divided into equal sized bit slots. In every bit slot one bit can be sent. A bit slot is further halved into two intervals. A logical zero is represented by a low voltage on the wire during the first interval of a bit slot, a ris- ing edge at half the bit slot, and high voltage during the last interval. A logical one is represented by a high during the first interval, followed by falling edge, and a low through the last half.
A bit slot in the Philips protocol is 888 µs long. In the modeling we use quarters of bit slots, denoted q, equaling 222 µs. The basic constants used in the model, and the derived tolerance levels are summarized in Table 2 .
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The generated tests are exemplified in Fig. 18 . Test case 1 produces the bit string '1001', and checks whether the implementation can produce this sequence, and whether it like the specification refuses all actions at the state and time entered thereafter (s 4 ). If one of the offered actions are accepted, the test execution will terminate in a state s x with fail verdict. Test case 2 checks whether collision detection is performed after, in this case, transmission of the single bit message '1'.
The case study illustrates that test cases can be generated from a real-life case, but it has also revealed a point where our current approach can be improved. For ex-ample, in our modeling of collision detection, the sender is required to be able to synchronize with the isUp action at all instances in the ±g interval. This is probably not what the Philips engineers have in mind. Rather, they intend to sample the bus at some point in this interval. However, this form of timing uncertainty cannot be readily modeled in the current ERA language. It is possible to change the specification (by using a nondeterministic choice) such that the proper verdict (inconclusive) is assigned to the tests, but executing them will most likely result in large number of inconclusive verdicts, because the action could not be observed at the chosen time.
In addition, it should be noted that the timing tolerances are modeled by permitting the upper protocol layer to deliver the next bit to be transmitted at some point in the "window of opportunity". The sender is therefore required to accept bits at any time within the tolerance interval. If the interface of the actual Philips components (such a detailed description was not available to us) is different from this, the test cases will not be directly executable as is. An important lesson learned is that the specification model used for test generation must accurately reflect the behavior at the interface of the component to be tested.
We conclude that our technique is applicable "as is" for strictly timed embedded controllers that are deterministic with respect to time, but that it will be important to add support for timing uncertainty.
Tool performance
To analyze the feasibility of our techniques with respect to time and space usage, and also test suite size, we applied RTCAT on a created ERA version of the frequently studied Philips audio protocol [6, 8] and a simple token passing protocol. As part of the experiment we measured the number and length of the generated tests, the number of reached (convex) equivalence classes and symbolic states, and the space and time needed to generate the tests and output them to a file.
The platform used in the experiment consists of a Sun Ultra-250 workstation running Solaris 5.7. The machine is equiped with 1 GB RAM and 2 × 400 MHz CPUs. No extra compiler optimizations were made. The results are tabulated in Table 3 .
The size of the produced test suites is in all combinations quite manageable, and constitute test suites that can easily be executed in practice. There is thus a large margin allowing for more test points per equivalence class in the form of several extreme values, generating longer tests by iterating loops in the specification and reachability graph, or by performing experiments for every reached symbolic state as opposed to the selection criterion of equivalence classes only. Moreover, coverage of even larger specifications can also be obtained. The construction order may influence the number and length of tests because the reached symbolic states are included in the set Tested during construction of the reachability graph. Our results show that depth-first construction generates slightly fewer tests than breadth-first, but also considerably longer test suites. This suggests that breadth-first should be used when the most economic covering test suite is desired, and that depth-first should be used when a covering test suite is desired that also checks longer sequences of interactions. Our observation is consistent with most model checking tools which produce shorter counter examples when breadth-first traversal is used, but also observe that breadth-first traversal generally consumes more memory during the construction of the state space.
The tabulated figures on the space and time consumption is the maximum observed; generally, test composition takes slightly longer and uses a little extra space due to the extra computations and traversals. For the first three specifications, the space and time consumption is quite low, and indicates that fairly large specifications can be handled. However, we have also encountered a problem with our current implementation which occurs for some specifications (such as the token passing protocol), where our application of the symbolic reachability techniques becomes a bottleneck. When the specification uses a large set of active clocks (one per node to measure the token holding time for that node plus one auxiliary in the example), we experience that a large number of symbolic states is constructed in order to terminate the forward reachability analysis. Consequently, an extreme amount of memory is used to guarantee complete coverage. It is important to note that the size of the produced test suite is still quite reasonable. The increased complexity due to clocks that is inherent in the applied symbolic techniques is also experienced in the context of model checking, and here more sophisticated clock reduction algorithms have been applied [20] . These techniques can also be applied to test generation. Running RTCAT on an equivalent one-clock version (only one node may hold the token at a time, and thus one clock suffices) of Tok 7 consumes much less memory (about 5 MB).
In addition, the (non-inherent) way the techniques are implemented in the prototype can be improved. Here reachability analysis is performed on the state space that has been partitioned into first equivalence classes, and then, further into convex sets. Although it simplified implementation of the prototype it results in more and smaller symbolic states than is really necessary from the perspective of reachability analysis. It would therefore be better to apply the reachability analysis on the original specification automaton rather than the partitioned state space, because this should result in larger and fewer symbolic states, with the effect of using less memory. In addition, a new symbolic technique called Clock Difference Diagrams [3] has been developed that more effectively represents non-convex sets of states than zones do. In conclusion, there are several options for reducing the observed problem.
Conclusions and future work
This paper has presented a new technique for generating real-time tests from a restricted, but determinizable class of timed automata. The underlying testing theory is Hennessy's tests lifted to include timed traces. The main problem is to generate a sufficiently small test suite that can be executed in practice while maintaining a high likelihood of detecting unknown errors and obtaining the desired level of coverage. In our technique, the generated tests are selected on the basis of a coarse equivalence class partitioning of the state space of the specification. We employ the efficient symbolic techniques developed for model checking to synthesize the timed tests, and to guarantee coverage with respect to a coverage criterion which is inspired by classical domain testing criteria. The techniques are implemented in a prototype tool, and the application thereof to a realistic specification shows promising results. The test suite is quite small, and is constructed quickly, and with a reasonable memory usage. Our experience, however, also indicates a problem with our application of the symbolic reachability analysis, which should be addressed in future implementation work. Compared to previous work based on the region graph technique, our approach appear advantageous.
Much additional work remains to be done. In particular we are examining the possibilities for extending the expressiveness of our specification language. It will be important to allow specification and effective test of timing uncertainty, i.e., that an event must be produced or accepted at some (unspecified) point in an interval. Further, it should be possible to specify environment assumptions and to take these into account during test generation. Determinizability is not in general a formal necessity to generate real-time test cases, because testing execution in practice only allows checking of finite behavior, but one of algorithmic convenience. However, further work is necessary to investigate what problems and efficiency can be expected if our techniques are generalized towards a more general timed automaton language. It would also be academically interesting to develop a formal fault model for our selection criteria, that precisely characterizes the hypothesis required to conclude absolute correctness according to the implementation preorder. Finally, our techniques should be examined with real applications, and the generated test should be executed against real implementations.
